The spatially precise integration of arrays of micro-patterned two-dimensional (2D) crystals onto three-dimensionally structured Si/SiO2 substrates represents an attractive, low-cost system-on-chip strategy towards realization of extended functions in silicon microelectronics. However, the reliable integration of such atomically thin arrays on planar patterned surfaces has proved challenging due to their poor adhesion to underlying substrates, as ruled by weak van der Waals interactions. Here we report on an integration method utilizing the flexibility of the atomically thin crystals and their physical subsidence in liquids, which enables reliable fabrication of the micropatterned 2D materials/Si arrays. Our photodiode devices display peak sensitivity as high as 0.35 A/W and external quantum efficiency (EQE) of ~90%. The nanosubsidence technique represents a viable path to on-chip integration of 2D crystals onto silicon for advanced microelectronics.
individual chips wherein different functional materials are combined with standard silicon technology. This hybrid approach enables the introduction of extended functionalities such as data storage, sensing, communication and self-powering to conventional logic modules, therefore expanding the current capabilities of logic microelectronics. In this context, two-dimensional (2D) atomic crystals, [5] [6] [7] [8] [9] which include a vast library of materials with each one featuring distinctive physical and electronic properties, have emerged as outstanding candidates for integration into silicon to create hybrid devices with different capabilities. 10 For the purpose of SoC application, different materials are required to be heterointegrated onto silicon through direct contact or interconnection. 4 Previous reports revealed that 2D crystals could be directly transferred onto three-dimensionally structured silicon for energy harvesting, [11] [12] [13] photonics, [14] [15] [16] [17] and electronics, 18 providing evidence for their potential as on-chip functional modules. In particular, graphene/Si heterojunctions have been employed as photodetectors, working either as photoconductors, with responsivity up to 10 5 A/W but unfavorably high dark current, 19 or as photodiodes, with above 65% peak external quantum efficiency (EQE). 20 However, in such experiments the cumbersome fabrication process following the 2D crystal transfer needs to be minimized, since the atomically thin 2D crystals are prone to shear from or even to come off the substrates during microfabrication processing, such as photoresist deposition and pattern development.
These fabrication issues severely hamper the applicability of patterning large 2D
sheets into micrometric functional arrays as active SoC components. For these reasons, to date such hybrid devices are mostly restricted to large 2D sheets forming individual active units; the precise and stable integration of arrays of micro-patterned 2D crystals for advanced electronics has been rare.
Here, we devised a nano-subsidence integration method which enables spatially precise and high-yield integration of arrays of micro-patterned 2D crystals onto threedimensional substrates, e.g. patterned Si/SiO2 surfaces. Such method enables the fabrication of high performance arrays of photodetectors. As a proof of concept, 2 × 2 type four-quadrant 2D crystal/Si diodes used as photodetectors are demonstrated. By engineering the work function of graphene and the optical antireflection, our 4 photodetectors exhibit high peak sensitivity up to 0.35 A/W (EQE of ~90%) at 480 nm, as well as high spatial uniformity. Depending on the optical wavelength range, the overall system performances are comparable to or higher than those of commercial silicon diode-based photodetectors.
RESULTS AND DISCUSSION
The conventional method for integrating 2D crystals into silicon-based technology consists in their direct transfer onto three-dimensionally predefined Si/SiO2
substrates, [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] as portrayed in Fig. 1a . In this approach, the SiO2 capping above silicon is used as both sacrificial and insulating layer. Selected SiO2 sacrificial areas are pre-etched to form a cavity for conformal contact between the 2D crystals and underlying silicon, where the exposed silicon serves as active functional region and the remaining SiO2 around the cavity works as insulating layer for external wiring, resulting in stepwise substrate surfaces. 22 When 2D crystals are transferred over patterned surfaces, they have to physically adapt to the pattern in relief. Since the large sheets of 2D crystals cannot uniformly land on the top part(s) of the relief(s) and on the surface during the mechanical transfer process, which usually results in the emergence of physical corrugations and bubbles 23, 24 and, consequently, the poor adhesion between 2D crystals and substrates. Moreover, when transferring the 2D crystals entirely over the patterned silicon cavities, they tend to trap soluble impurities and to contaminate the junction interface after heat dry. The overall weak substrate adhesion could cause 2D crystals to slide or even to be removed in the subsequent lithography processing necessary for patterning the 2D crystals or defining the microelectrodes. As a result, it is extremely challenging to obtain clean 2D crystal/Si interfaces.
To address the above-mentioned challenges, we have conceived the nanosubsidence integration method that allows a high-yield hetero-integration (Fig. 1b) .
The method relies on the metallization before the 2D crystal patterning and SiO2
etching, in order to use the solid electrodes as anchoring bars to prevent the 2D crystals from sliding during the following processing. The alignment among 2D crystals, electrodes, and step edges can then be accurately defined through photolithography, ensuring high spatial precision during the hetero-integration.
Besides, the target substrates of transferred 2D crystals are preserved flat, which helps to expel the liquid transfer media smoothly. The third consideration is to etch the SiO2 sacrificing areas in the last fabrication step and the arrays of micro-patterned 2D 5 crystals can gently subside, taking advantage of the flexibility of the ultrathin 2D crystals, and adapt to the stepwise substrates with negligible strain and improved adhesion ( Supplementary Fig. S3 ). An additional bonus to form the heterojunctions in the last step also includes the minimized time of air exposure of bare silicon and the preserved fresh silicon surface. Hence, such protocol offers great flexibility in further interface engineering between silicon and 2D crystals. surface. Metal electrodes with a given pattern are then deposited onto graphene through a standard photolithographic process followed by thermal evaporation of the metal and a lift-off step. Afterwards, graphene is patterned through photolithography and oxygen plasma etching. Finally, the SiO2 layer in the device active region is wet etched via a photoresist mask, so that the graphene layers gently fall down and make contact to the exposed silicon. After thoroughly rinsing in deionized water, the samples are dried out in vacuum to expel the encapsulated water between graphene and silicon. By means of the capillary action formed during the vacuum evaporation of the encapsulated water, the graphene is in conformal contact with silicon. We found that the crystal/Si adhesion is readily wetting-enhanced and is much superior to that formed in the simple dry transfer.
As a proof of concept, we apply this method to demonstrate a four-quadrant graphene/Si photodiode detector, a typical beam position sensing module widely used as collimators and many other adjustment sensors in fiber communication and space guidance. [25] [26] [27] The yield of the subsidence integration of graphene to silicon was considerably high: 34 out of 36 quadrants were attained without obvious rupture or folding of graphene, thereby attesting a yield as high as 94 % (supplementary Fig. S2 ).
We note that our approach is extremely versatile and the prototypical 2×2 array fabricated here (Fig. 1c) can be easily upgraded into more complicated arrays/devices.
Alongside the use of the subsidence integration method, we have paid particular attention towards the engineering energy levels of graphene which is known to be essential for attaining high photosensing performance. Hence, the response speed of our devices, of at least 500 μs, certainly represents an underestimate. Generally, the response time would be longer if the density of interfacial states and charge trapping centers were sizeable. The fast response featured by the devices made with our nano-subsidence method suggests that the graphene/Si interface of the photodiodes is of high quality.
In order to further optimize the performances of our photodiodes, we have employed a surface antireflection capping. This is commonly employed to increase the optical absorption of photodiodes by depositing single or multiple optically transparent antireflection dielectrics. 11, [31] [32] [33] [34] [35] According to the principle of optical destructive coherence, the reflection rate for a certain light will be minimized when a single antireflective capping layer satisfies the double conditions that ) *+ = ,) -./ ) 0.
and 1 *+ = 2/4) *+ , 32 where ) *+ , ) -./ , and ) 0. are the refractive indices of the antireflective capping layer, air and silicon, respectively, and 1 *+ and 2 are the thickness of the capping layer and the incident light wavelength. Given the atomic thickness of the 2D layers and the low formation energies of lattice defects that make them prone to damages generated by external high-energy atoms, [36] [37] [38] capping layers grown via aggressive deposition methods (e.g. sputtering) should be avoided.
Towards this end, we have used thermally evaporated MoO3 as the capping layer, 34, 35 and the damage to 2D layers are expected to be minimized. The values of ) 5678 are close to those of ,) -./ ) 0. in most range of visible light (supplementary Fig. S8 ),
suggesting that it is a suitable antireflection material. By theoretical calculations, we also confirmed that the effect of graphene on optical absorption is negligible due to its atomic thickness (supplementary Fig. S9 ).
Figure 3a sketches the device cross section of pristine versus capped devices and their related optical images. Micro-area reflection measurement revealed that the 8 reflectivity is largely reduced from 36% to 8% at l = 520 nm upon the use of a capping layer of 55-nm MoO3. The reduction of the optical reflection is also corroborated by the difference in brightness of the optical images of the pristine and capped Si/graphene stacks, where a lower brightness is observed in the latter (around orange dot in the lower panels of Fig. 3a) . As a result, the photoresponse of the devices is enhanced. Under 43.5 mW/cm 2 illumination at 520 nm, the photocurrent increases from 11.6 to 16.7 mA/cm 2 (Fig. 3b) . The effect of the MoO3 antireflective capping is further analyzed by correlating micro-area reflection spectra to the EQE of The photocurrent properties of the capped devices were extensively characterized by varying the optical wavelength and power. Figure 3d plots the photoelectric sensitivity versus the two parameters of light wavelength and power. Despite of strong dependence on light wavelength, the sensitivity is basically power independent within the measurement range of optical power (from 10% to 100%) since the devices show negligible saturation in photoresponse below 100% power (Fig. 3e) . To evaluate the potential of the nano-subsided photodiodes as a system-on-chip module, we also compare the EQE of our devices in Fig. 3f and Table 1 with currently commercial photodiodes based on silicon pn junctions (ThorLabs FDS010 and FDS10×10, Hamamatsu S1336BQ). Notably, our devices are superior to their commercial 9 counterparts in the visible region from 400 to 700 nm, therefore representing a prototypical high-performance system-on-chip module for the beyond-silicon circuitry. The overall superior optoelectronic performance can be understood as follows.
First, defects and surface states, though they determine the surface recombination velocity, are not the most important factors responsible for the carrier separation process during light harvest, since many defective photovoltaic materials can also afford excellent optoelectronic performance, such as polycrystalline silicon and porous perovskites. Instead, the matching of different energy levels between different electronic functional layers seems more crucial for attaining high performance, by forming appropriate built-in electric field for carrier separation and Ohmic electrode contacts for carrier extraction. As have been shown in Fig. 2b , the graphene/Si systems are extremely sensitive to the alignment of energy levels and the shape of the I-V curve is greatly improved after applying the dopant TFSA on graphene. Second, it has been reported that surface passivation can take place when immersing the Si substrates into HF-contained solution due to the saturation of dangling Si bonds at the surface. 39 Thus, the unintentional Si surface passivation in the BOE etching step may 10 also contribute to the high performance. Third, the high carrier mobility of the graphene electrodes helps to collect the separated carriers effectively, which is also likely one of the origins for the high performance.
To assess the photoresponse uniformity of individual array units, we mounted our samples onto a test printed circuit board (PCB) (Fig. 4a) . In order to have a reliable (wire) bonding to device electrodes, no MoO3 capping layer is deposited in this test. (Fig. 2a) , a large number of carriers can drift and recombine, resulting in lower VOC and JSC (Fig. 5c ) and a reduced fill factor (Fig. 5d) . However, in spite of the degraded photoelectric properties with respect to graphene/Si junctions, the MoS2/Si junction still exhibited a photoelectric behavior similar to that of smallbarrier diodes in which backward current is enhanced and reasonably high other photoelectric parameters. In particular, a large rectification ratio of 10 5 within ±1 V (Fig. 5c ), notable photoelectric behavior (Figs. 5c and 5d), reasonably high peak EQE of ~25% (Fig. 5g) , and fast photoresponse of 1 ms (Fig. 5h) are measured.
CONCLUSIONS
We have developed a method enabling the hetro-integration of arrays of atomically thin 2D crystals on planar patterned silicon substrates for system-on-chip electronics.
Noteworthy, this integration method combines several advantages. First, the substrate 11 was kept flat in all photolithography steps, which facilitates the subsequent microfabrication processing. Second, high-yield integration of 2D crystals into the stepwise substrate was realized via controlled gentle subsidence assisted by capillary forces during vacuum dry, which helps to minimize strain accumulated in the flexible 2D crystals. Third, the exposure of bare silicon surface to air is minimized, resulting in a high quality of electronic interface which, as a result, improves the junction performances. Taking 
